



Product Specification

AU OPTRONICS CORPORATION

() Preliminary Specifications

(✓) Final Specifications

Module	14.0"(13.97") FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	BI40HAN07.I Dell P/N: RH0DI
H/W	8A
Note ()	LED Backlight with driving circuit design

Customer	Date
Checked & Approved by	Date
Note: This Specification is subject to change without notice.	

Approved by	Date
<u>Grace Hung</u>	<u>02/09/2022</u>
Prepared by	Date
<u>Ryan Chen</u>	<u>02/09/2022</u>
AU Optronics corporation	



Product Specification

AU OPTRONICS CORPORATION

Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics.....	5
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics.....	13
5.1 TFT LCD Module	13
5.2 Backlight Unit.....	17
6. Signal Interface Characteristic.....	18
6.1 Pixel Format Image	18
6.2 Integration Interface Requirement.....	19
6.3 Interface Timing.....	22
6.4 Power ON/OFF Sequence.....	23
7. Panel Reliability Test.....	26
7.1 Vibration Test.....	26
7.2 Shock Test.....	26
7.3 Reliability Test.....	26
8. Mechanical Characteristics	27
8.1 LCM Outline Dimension.....	27
9. Shipping and Package	29
9.1 Shipping Label Format.....	29
9.2 Carton Package	29
9.3 Shipping Package of Palletizing Sequence	30
10. Appendix: EDID Description	31
10.1 EDID Description.....	31
10.2 Notes.....	35



Product Specification

AU OPTRONICS CORPORATION

Record of Revision

Version and Date	Page	Old description	New Description	Remark
1.0 2022/02/09	I	Final spec Edition		

www.szguangzhuo.com
Tel / 信 Wechat : +86-13411884959



Product Specification

AU OPTRONICS CORPORATION

I. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connections and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



Product Specification

AU OPTRONICS CORPORATION

2. General Description

B140HAN07.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B140HAN07.1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit	Specifications			
Screen Diagonal	[mm]	354.95			
Active Area	[mm]	309.37 X 174.02			
Pixels H x V		1920x3(RGB) x 1080			
Pixel Pitch	[mm]	0.161X0.161			
Pixel Format		R.G.B. Vertical Stripe			
Display Mode		Normally Black(AHVA)			
White Luminance (ILED=21mA) (Note: ILED is LED current)	[cd/m ²]	250 typ. (5 points average) 213 min. (5 points average)			
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		700 typ.			
Response Time	[ms]	25 typ / 30 Max			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption	[Watt]	3.1W max. (Include Logic and Blu power)			
Weight	[Grams]	300 max.			
Physical Size With PCB	[mm]		Min.	Typ.	Max.
		Length	315.57	315.87	316.17
		Width	185.78	186.08	186.38
		Thickness	-	-	3.0/5.25
Electrical Interface		2 Lane eDPI.2			
Glass Thickness	[mm]	0.4			
Surface Treatment		Anti-Glare			
Support Color		262K colors (RGB 6-bit)			
Temperature Range					
	Operating	[°C]	0 to +50		
Storage (Non-Operating)	[°C]	-20 to +60			
RoHS Compliance		RoHS Compliance			



Product Specification

AU OPTRONICS CORPORATION

2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :


Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Note
White Luminance I _{LED} =21mA		5 points average	213	250	-	cd/m ²	1, 4, 5.
Viewing Angle	θ_R	Horizontal (Right)	80	85	-	degree	4, 9
	θ_L	CR = 10 (Left)	80	85	-		
	ψ_H	Vertical (Upper)	80	85	-		
	ψ_L	CR = 10 (Lower)	80	85	-		
Luminance Uniformity	δ_{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity	δ_{13P}	13 Points	-	-	1.53		2, 3, 4
Contrast Ratio	CR		500	700			4, 6
Cross talk	%		-	-	4		4, 7
Response Time	T _{RT}	Rising + Falling		25	35	msec	4, 8
Color / Chromaticity Coordinate	Red	R _x	0.543	0.573	0.603	-	4
		R _y	0.309	0.359	0.369		
	Green	G _x	0.324	0.354	0.384		
		G _y	0.542	0.572	0.602		
	Blue	B _x	0.136	0.166	0.196		
		B _y	0.096	0.126	0.156		
	White	W _x	0.283	0.313	0.343		
		W _y	0.299	0.329	0.359		
	NTSC	%		-	45		




Product Specification

AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

$$\delta_{W5} = \frac{\text{Maximum Brightness of five points}}{\text{Minimum Brightness of five points}}$$

$$\delta_{W13} = \frac{\text{Maximum Brightness of thirteen points}}{\text{Minimum Brightness of thirteen points}}$$




Product Specification

AU OPTRONICS CORPORATION

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5 : Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points : $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$

$L(x)$ is corresponding to the luminance of the point X at Figure in Note (1).

Note 6 : Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$



Product Specification

AU OPTRONICS CORPORATION

Note 7 : Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






Product Specification

AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






Product Specification

AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 30 Pin one channel Module





Product Specification

AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Condition
Operating Temperature	TOP	0	+50	[°C]	Note 1
Operating Humidity	HOP	5	90	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 1
Storage Humidity	HST	5	90	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values


Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component

Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module

Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid crystal , for example)



Operating Range

Storage Range +



Product Specification

AU OPTRONICS CORPORATION

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;

The power specification are measured under 25°C and frame frequency under 60Hz

Symble	Parameter	Min	Typ	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power @ mosaic pattern	-	-	0.6	[Watt]	Note 1
IDD	IDD Current(RMS) @ mosaic pattern	-	-	200	[mA]	Note 1
PDD	VDD Power @ R/G/B pattern	-	-	1.2	[Watt]	Note 1
IDD	IDD Current(RMS) @ R/G/B pattern	-	-	400	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
Ipeak	Peak Current	-	-	500	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] P-P	
CDD	VDD Capacitance	-	-	29.5	[uF]	Note3

Note 1 : PDD(Max)@ mosaic pattern Maximum Power


PDD(Max)@ R/G/B pattern Maximum Power

$IDD(Max)=PDD(Max)/VDD(Min)$

Note 2 :

a. IRush: VDD measured rising timing @ 0.5ms

b. IPeak: VDD drop voltage $\geq 2.75V$ at this Ipeak current








Product Specification

AU OPTRONICS CORPORATION

c. IRush Measure Condition:



Note 3: Schematic diagram for VDD loop C_{Total} value





Product Specification


AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:



Display port main link		Min	Typ	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	150		1320	mV

Fallow as VESA display port standard




Product Specification

AU OPTRONICS CORPORATION

Display Port AUX_CH signal:

Differential AUX+ , AUX-
Which is Display port AUX_CH



Display port AUX_CH					
		Min	Typ	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff _{p.p}	AUX Peak-to-peak Voltage at a receiving Device	270		800	mV

Fallow as VESA display port standard

Display Port VHPD signal:

Display port VHPD					
		Min	Typ	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard



Product Specification

AU OPTRONICS CORPORATION

5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Typ	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.5	[Watt]	(Ta=25°C), Note 1 Vin = 12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I _{LED} = 1mA

Note 1: Calculator value for reference $P_{LED} = V_F$ (Normal Distribution) * I_F (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics


Parameter	Symbol	Min	Typ	Max	Units	Remark
LED Power Supply	VLED	5.0 Note 1	12.0	21.0	[Volt]	Define as Connector Interface (Ta=25°C)
LED Enable Input High Level	VLED_EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level		-	-	0.6	[Volt]	
PWM Logic Input High Level	VPWM_EN	2.5	-	5.0	[Volt]	
PWM Logic Input Low Level		-	-	0.6	[Volt]	
PWM Input Frequency	FPWM	200	-	10K	Hz	
PWM Duty Ratio	Duty	5	--	100	%	

Note 1 : Recommend system pull up/down resistor no bigger than 10kohm

6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.





6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.


These connectors are capable of accommodating the following signals and will be following components

Connector Name / Designation	For Signal Connector
Manufacturer	SMT or compatible
Type / Part Number	MSAK24025P30 or compatible
Mating Housing/Part Number	IPEX 20453-030T-11 or compatible

6.2.2 Pin Assignment (2 Lane)


eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	DCR_EN	DCR_EN
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable (Optional)
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signal pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	BL_Enable	Backlight On / Off
23	BL_PWM_DIM	System PWM signal Input
24	NC	NC
25	NC	NC
26	BL_PWR	Backlight power (5V~21V)
27	BL_PWR	Backlight power (5V~21V)
28	BL_PWR	Backlight power (5V~21V)
29	BL_PWR	Backlight power (5V~21V)
30	NC	NC (Reserved for CM)



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off.
Internal circuit of eDP input is as following.



6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.


Parameter	Symbol	Min.	Typ.	Max.	Unit	
Frame Rate	-	-	60	-	Hz	
Clock frequency	1/ T _{Clock}	137	141	180	MHz	
Vertical Section	Period	T _V	1098	1116	1080+A	T _{Line}
	Active	T _{VD}	1080			
	Blanking	T _{VB}	18	36	A	
Horizontal Section	Period	T _H	2080	2104	1920+B	T _{Clock}
	Active	T _{HD}	1920			
	Blanking	T _{HB}	160	184	B	

Note 1 : The above is as optimized setting

Note 2 : The maximum clock frequency = $(1920+B)*(1080+A)*60 < 200\text{MHz}$


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only

Display Port panel power sequence timing parameter:

Timing parameter	Description	Reqd. by	Limits			Notes
			Min.	Typ.	Max.	
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
T2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
T3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
T5	link training duration	source				dependent on source link read training protocol.
T6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
T8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
T9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 90% to 10%	source			10ms	
T12	power off time	source	500ms			

Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:


- upon LCDVDD power on (within T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- when no main link data or invalid video data is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purposes.

Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.


Note 4: T8 > T9

Display Port panel B/L power sequence timing parameter:



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	0	-
T16	0	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Note : When the adapter is hot plugged, the backlight power supply sequence is shown as below.



Seamless change: $T19, T20 = 5 \times T_{PWM}^*$
 $T_{PWM} = 1 / \text{PWM Frequency}$

www.szguangzhuo.com
 Tel / Wechat : +86-13411884959

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 1.5 G
- Frequency: 10 - 500Hz Random
- Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 220 G , Half sine wave
- Active time: 2 ms
- Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note I


Note: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

9. Shipping and Package


9.1 Shipping Label Format



9.2 Carton Package



9.3 Shipping Package of Palletizing Sequence



www.szguangzhuo.com
Tel / 信 Wechat : +86-13411884959

10. Appendix: EDID Description

10.1 EDID Description

Byte (hex)	Field Name and Comments	Value (hex)	Value (binary)	Value (DEC)
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	A0	10100000	160
0B	Product Code	FE	11111110	254
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	0B	00001011	11
11	Year of manufacture	1E	00011110	30
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	04	00000100	4
14	Video input def. (digital /P, non-TMDS, CRGB)	95	10010101	149
15	Max H image size (rounded to cm)	1F	00011111	31
16	Max V image size (rounded to cm)	11	00010001	17
17	Display Gamma (=gamma*100)-100	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	FA	11111010	250
1A	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101	149
1B	Red x (Upper 8 bits)	92	10010010	146
1C	Red y/ highER 8 bits	56	01010110	86
1D	Green x	5A	01011010	90
1E	Green y	92	10010010	146
1F	Blue x	2A	00101010	42

20	Blue y	20	00100000	32
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	00000001	1
27		01	00000001	1
28	Standard timing #2	01	00000001	1
29		01	00000001	1
2A	Standard timing #3	01	00000001	1
2B		01	00000001	1
2C	Standard timing #4	01	00000001	1
2D		01	00000001	1
2E	Standard timing #5	01	00000001	1
2F		01	00000001	1
30	Standard timing #6	01	00000001	1
31		01	00000001	1
32	Standard timing #7	01	00000001	1
33		01	00000001	1
34	Standard timing #8	01	00000001	1
35		01	00000001	1
36	Pixel Clock/10000 LSB	14	00010100	20
37	Pixel Clock/10000 USB	37	00110111	55
38	Horz active Lower 8bits	80	10000000	128
39	Horz blanking Lower 8bits	B8	10111000	184
3A	Horz Act:HorzBlnk Upper 4:4 bits	70	01110000	112
3B	Vertical Active Lower 8bits	38	00111000	56
3C	Vertical Blanking Lower 8bits	24	00100100	36
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64
3E	HorzSync. Offset	10	00010000	16
3F	HorzSync.Width	10	00010000	16
40	VertSync.Offset : VertSync.Width	3E	00111110	62
41	Horz&Vert Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	35	00110101	53
43	Vertical Image Size Lower 8bits	AE	10101110	174
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16

45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	1A	00011010	26
48	Pixel Clock/10,000 (LSB)	10	00010000	16
49	Pixel Clock/10,000 (MSB)	2C	00101100	44
4A	Horizontal Addressable Pixels, lower 8 bits	80	10000000	128
4B	Horizontal Blanking Pixels, lower 8 bits	B8	10111000	184
4C	H Pixels, upper nibble : H Blanking, upper nibble	70	01110000	112
4D	Vertical Addressable Lines, lower 8 bits	38	00111000	80
4E	Vertical Blanking Lines, lower 8 bits	24	00100100	36
4F	V lines, upper nibble : V blanking, upper nibble	40	01000000	64
50	Horizontal Front Porch, lower 8 bits	10	00100000	16
51	Horizontal Sync Pulse, lower 8 bits	10	00010000	16
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	3E	00111110	62
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0
54	Horizontal Image Size in mm, lower 8 bits	35	00110101	53
55	Vertical Image Size in mm, lower 8 bits	AE	10101110	174
56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16
57	Horizontal Border	00	00000000	0
58	Vertical Border	00	00000000	0
59	Bit Encode Sync Information	1A	00011010	26
5A	DC	00	00000000	0
5B	HTOTAL	00	00000000	0
5C	HA	00	00000000	0
5D	HBL	FE	11111110	254
5E	HFP	00	00000000	0
5F	HFPe	52	01010010	82
60	HBP	48	01001000	72
61	HB	30	00110000	48
62	HSO	44	01000100	68
63	HS	31	00110001	49
64	VTOTAL	80	10000000	128
65	VA	42	01000010	66
66	VBL	31	00110001	49
67	VFP	34	00110100	52
68	VBP	30	00110000	48
69	VB	48	01001000	72

6A	VSO	41	01000001	65
6B	VS	4E	01001110	78
6C	Detail Timing Description #4	00	00000000	0
6D	Flag	00	00000000	0
6E	Reserved	00	00000000	0
6F	For Brightness Table and Power Consumption	00	00000000	0
70	Flag	00	00000000	0
71	PWM % [7:0] @ Step 0	00	00000000	0
72	PWM % [7:0] @ Step 5	81	10000001	123
73	PWM % [7:0] @ Step 10	21	00100000	33
74	Nits [7:0] @ Step 0	99	10011001	153
75	Nits [7:0] @ Step 5	00	00000000	0
76	Nits [7:0] @ Step 10	11	00010001	17
77	Panel Electronics Power @ 32x32 Chess Pattern =	00	00000000	0
78	Backlight Power @ 60 nits =	00	00000000	0
79	Backlight Power @ Step 10 =	0B	00001011	11
7A	Nits [7:0] @ 100% PWM Duty =	01	00000001	1
7B	Flag	0A	00001010	10
7C	Flag	20	00100000	32
7D	Flag	20	00100000	32
7E	Extension Flag	00	00000000	0
7F	Checksum	F3	11110011	243

Notes

DPCD Ver.	sDRRS	DCR	DMRRS	PSR	LRR	LRR Frame rate	MBO	VESA DSC
1.2	Y	Y	Y	N	N	N	N	N

MISO	G-Sync	Free-Sync	Adaptive Sync	HDR Tier	HDR Ver.	Dimming
N	N	N	N	N	N	N

- 1) Any other PCB component is lower than top polarizer.
- 2) The **vernier caliper** is used to measure the **X,Y,Z outline** dimension and **other dimensions** are measured by **3D measuring instrument**. For the **flatness** is measured by the **thick gauge**.
- 3) Attached cell tape is naturally floating, and need to be compressed while measuring
 - 1) The **vernier caliper** is used to measure the **X,Y,Z outline** dimension and **other dimensions** are measured by **3D measuring instrument**. For the **flatness** is measured by the **thick gauge**.
 - 2) Attached cell tape is naturally floating, and need to be compressed while measuring.