

Do	c. Number:
	Contative Chasification
	Tentative Specification
	Preliminary Specification
	Approval Specification

MODEL NO.: N173HME SUFFIX: G31 Rev.:C1 (SD11P88008)

•	,
Customer: Lenovo	
APPROVED BY	SIGNATURE
Name / Title Note	于哲
Please return 1 copy for your cosignature and comments.	onfirmation with your

Approved By	Checked By	Prepared By	
廖維崙	朱祚宇	劉家帆	

Version3.0 05 May. 2025 1 / 46



CONTENTS

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2 INTERFACE CONNECTIONS	
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 LED CONVERTER SPECIFICATION	.11
4.3.3 BACKLIGHT UNIT	13
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	14
4.4.1 ELECTRICAL SPECIFICATIONS	14
4.5 DISPLAY TIMING SPECIFICATIONS	15
4.6 POWER ON/OFF SEQUENCE	16
4.7 MOMENTARY VOLTAGE DROPS	18
5. OPTICAL CHARACTERISTICS	19
5.1 TEST CONDITIONS	19
5.2 OPTICAL SPECIFICATIONS	19
6. RELIABILITY TEST ITEM	23
7. PACKING	24
7.1 MODULE LABEL	24
7.2 CARTON	
7.3 PALLET	25
7.4 UN-PACKAGING METHOD	26
8. PRECAUTIONS	27
8.1 HANDLING PRECAUTIONS	27
8.2 STORAGE PRECAUTIONS	27
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN GUIDANCE	36
Appendix. LCD MODULE HANDLING MANUAL	43



REVISION HISTORY

Version	Date	Page	Description
1.0	Mar.29,2024	All	Spec Ver.1.0 was first issued
1.1	Nov.22,2024	P8	Modify 4.2 INTERFACE CONNECTIONS
		P9	Modify 4.3.1 LCD ELETRONICS SPECIFICATION
		P11~12	Modify 4.3.2 LED CONVERTER SPECIFICATION
		P16~18	Modify 4.6 POWER ON/OFF SEQUENCE
		P19	Modify 5.2 OPTICAL SPECIFICATIONS
3.0	Apr.14,2025	P 5	Modify 2. MECHANICAL SPECIFICATIONS

Version3.0 05 May. 2025 **3 / 46**



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N173HME-G31 is a 17.3" TFT Liquid Crystal Display module with LED Backlight unit and 40 pins eDP interface. This module supports 1920 x 1080 FHD model and can display 16,777,216 colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	17.3" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1989 (H) x 0.1989 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16,777,216	color	-
Color depth	8 bit		
Interface	eDP 1.4		(2)
Transmissive Mode	Normally Black	-	-
Surface Treatment	Hard coating (3H), High resolution Adaptable AG	-	-
Luminance, White	300	Cd/m2	
Color Gamma	100%	sRGB	
LED Dimming Control mode	DC Mode		
Power Consumption	Total 6.23W Max. @ cell 1.8 W Max., BL 4.43 W Max. (1)		(1)

	Item	Support	Note
	G-sync	Y	
	AMD Free-sync	Y	
Special Function	AMD Free-sync Premium	Y	
	PSR (Panel Self Refresh)	Y	PSR 1
	NVIDIA Dynamic Display Switching	Y	

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 165 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas **Mosaic** pattern is displayed.

Note (2) Display port interface signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort™ Standard Version 1.4 (eDP1.4). There are many optional items described in eDP1.4. If some optional item is requested, please contact us.

Version3.0 05 May. 2025 4 / 46




2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	389.59	389.89	390.19	mm	
	Vertical (V) w/o PCB and Hinge	226.71	227.01	227.31	mm	(1)
Module Size	Vertical (V) with PCB	236.01	236.51	237.01	mm	(1) (2)
	Thickness (T) w/o sponge	-	3.3	3.5	mm	
Active Area	Horizontal	381.79	381.89	381.99	mm	
Active Area	Vertical	214.71	214.81	214.91	mm	
Weight		-	460	480	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.

Note (3) Panel thickness is measured with calipers clamping mylar or tape tightly



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: STM MSAK24025P40MB

User's connector Part No: IPEX-20453-040T-03

Version 3.0 05 May. 2025 **5 / 46**




3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Cumbal	Value		l lmit	Nata
Item	Symbol	Min.	Max.	Unit	Note
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	TOP	0	+50	°C	(1), (2)

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta < 40 °C).
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
item	Cymbol	Min.	Max.	Offic	14010
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	+4.0	V	(1)
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)
Converter Control Signal Voltage	LED_PWM,	-0.3	3.6	V	(1)
Converter Control Signal Voltage	LED_EN	-0.3	3.6	V	(1)


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version3.0 05 May. 2025 6 / 46



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2 INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	SCL	I2C SCL	
2	H_GND	High Speed Ground	
3	Lane3_N	Complement Signal Link Lane 3	
4	Lane3_P	True Signal Link Lane 3	
5	H_GND	High Speed Ground	
6	Lane2_N	Complement Signal Link Lane 2	
7	Lane2_P	True Signal Link Lane 2	
8	H_GND	High Speed Ground	
9	Lane1_N	Complement Signal Link Lane 1	
10	Lane1_P	True Signal Link Lane 1	
11	H_GND	High Speed Ground	
12	Lane0_N	Complement Signal Link Lane 0	
13	Lane0_P	True Signal Link Lane 0	
14	H_GND	High Speed Ground	
15	AUX_CH_P	True Signal Auxiliary Channel	
16	AUX_CH_N	Complement Signal Auxiliary Channel	
17	H_GND	High Speed Ground	
18	VCCS	LCD logic and driver power	
19	VCCS	LCD logic and driver power	
20	VCCS	LCD logic and driver power	
21	VCCS	LCD logic and driver power	
22	BIST_EN	Panel Built In Self Test Enable	Note (2)
23	GND	Ground	
24	GND	Ground	
25	GND	Ground	

Version3.0 05 May. 2025 7 / 46



26	GND	Ground	
27	HPD	Hot Plug Detect	
28	BL_GND	Backlight ground	
29	BL_GND	Backlight ground	
30	BL_GND	Backlight ground	
31	BL_GND	Backlight ground	
32	LED_EN	BL_Enable Signal of LED Converter	
33	LED_PWM	PWM Dimming Control Signal of LED Converter	
34	SDA	I2C SDA	
35	NC	No Connection (Reserved for LCD test)	
36	LED_VCCS	Backlight power	
37	LED_VCCS	Backlight power	
38	LED_VCCS	Backlight power	
39	LED_VCCS	Backlight power	
40	OD_EN	OD Enable signal of TCON	Pull High:OD ON Pull Low:OD OFF

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Note (2) The setting of BIST function are as follows.

Pin	Enable	Disable
BIST_EN	High Level	Low Level or Open
OD EN	High Level	Low Level or Open

 $Hi = High level (3.0V \sim 3.6V)$, Lo = Low level $(0V \sim 0.6V)$

Version3.0 05 May. 2025 **8 / 46**



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Paramet	0.5	Cumbal		Value		Unit	Note
Paramet	ei	Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
Ripple Voltage		V_{RP}	-	-	100	mV	(1)
Inrush Current		I _{RUSH}	-	-	1.5	Α	(1),(2)
	Mosaic			490	545	mA	(3)
	Black	lcc		490	545	mA	(3)
Power Supply Current	Solid Pattern			785	865	mA	(3)
	Heavy Pattern			1039	1106	mA	(3)
	Mosaic @PSR			490	545	mA	(3)a
	Solid Pattern @ PSR			785	865	mA	(3)a
HPD Impedance		R_{HPD}	30K			ohm	(4)
HDD	High Level		2.25	-	3.6	V	(5)
HPD	Low Level		0	-	0.8	V	(5)
DICT EN	High Level		3.0	-	3.6	V	
BIST_EN	Low Level		0	-	0.6	V	

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) IRUSH: the maximum current when VCCS is rising

I_{IS}: the maximum current of the first 100ms after power-on


Measurement Conditions: Shown as the following figure. Test pattern: black.



Version3.0 05 May. 2025 9 / 46




VCCS rising time is 0.5ms



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and f_v = 165 Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

- b. The Solid Pattern is the largest one of R/G/B pattern
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action

Version 3.0 05 May. 2025 **10 / 46**




4.3.2 LED CONVERTER SPECIFICATION

Parar	neter	Cumbal		Value		Unit	Note
		Symbol	Min.	Тур.	Max.	Offic	Note
Converter Input Pow	er Supply Voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	rrent	ILED _{RUSH}	-	-	1.5	Α	(1)
LED EN Control	Backlight On		2.2	-	3.6	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance	RLED_EN	30K	-	-	ohm	(4)	
DW/M O to	PWM High Level		2.2	-	3.6	V	(4)
PWM Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R _{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		1	-	100	%	(5)
PWM Control Permi Voltage	ssive Ripple	VPWM_pp	-	-	100	mV	
PWM Control Frequ	PWM Control Frequency		190	-	2K	Hz	(2)
LED Power Current	LED Power Current LED_VCCS =Typ.		253	354	369	mA	(3)
_	LED dimming control method by LED controller			DC Mode			

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



Version3.0 05 May. 2025 11 / 46



VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N+0.33)*f \le f_{\text{PWM}} \le (N+0.66)*f$$
 $N: \text{Integer } (N \ge 3)$ $f: \text{Frame rate}$

- Note (3) The specified converter power consumption is under the conditions at "LED_VCCS = Typ.", $Ta = 25 \pm 2$ °C, $f_{PWM} = 200$ Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed

Version 3.0 05 May. 2025 12 / 46




4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Damanastan	C l l		Value		1.1	Note	
Parameter	Symbol	Min.	in. Typ.		Unit	Note	
LED Light Bar Power Supply Voltage	VL	27	28.5	30	٧	(1)(2)(Duty100%)	
LED Light Bar Power Supply Current	lL		130.8		mA	(3)	
Power Consumption	PL		3.728	3.924	W	(3)	
LED Life Time	L_BL	15000	-	-	Hrs	(4)	

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 21.8 mA(Per EA) until the brightness becomes \Box 50% of its original value.

Version 3.0 05 May. 2025 13 / 46




4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 05 May. 2025 14 / 46



4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh Rate 165Hz


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	406.52	411.85	417.19	MHz	-
	Vertical Total Time	TV	1196	1200	1204	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	120	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2060	2080	2100	Тс	-
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Тс	-

Refresh rate 60Hz (Power Saving Mode)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	147.82	149.84	151.7	MHz	-
	Vertical Total Time	TV	1196	1200	1204	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
	Vertical Active Blanking Period	TVB	TV-TVD	120	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2060	2080	2100	Тс	-
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Тс	-

Note (1) The panel can operate at 165Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 165Hz refresh rate. We can only assure the panel's electrical function at power saving mode.


INPUT SIGNAL TIMING DIAGRAM




Version 3.0 05 May. 2025 **15 / 46**



4.6 POWER ON/OFF SEQUENCE



Note: When the adapter is hot plugged, the BL power should follow the specific sequence as below to avoid the unexpected surge current.





Timing Specifications

Parameter	Description	Reqd.	Va		Unit	Notes
	VCCS Power rail rise time, 10%	Ву	Min	Max		
t1	to 90%	Source	0.5	10	ms	See Note 5 below
t2	Delay from VCCS to black video generation	Sink	0	80	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes 2 and 3 below)
t3	Delay from VCCS to HPD high	Sink	0	80	ms	Sink AUX Channel must be operational upon HPD high (see Note 4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	0	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off


Version3.0 05 May. 2025 17 / 46



						signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	See Note 5 below
t12	VCCS Power off time	Source	500	-	ms	-
t A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t₀	Delay from LED dimming signal to LED power falling	Source	1	ı	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0	-	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-
t _G	LED power rail rise time, 10% to 90% (Adapter plug in)	Source	1	-	ms	
tн	LED power rail fall time, 90% to 10% (Adapter plug out)	Source	1	-	ms	

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.
- Note (5) The VCCS power rail is recommended to rise and fall linearly. If not, please contact us to conduct risk assessment

4.7 MOMENTARY VOLTAGE DROPS



- (1) When 2.5V \leq Vcc < 3.0V and td \leq 10ms , the unit must work normally when VCC return to 3.0V.
- (2) When Vcc < 2.5V, momentary voltage shall conform to the input voltage sequence.

Version 3.0 05 May. 2025 18 / 46



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Та	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	Vcc	3.3	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
LED Light Bar Input Current	lι	130.8	mA				

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).


5.2 OPTICAL SPECIFICATIONS

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		800	1000	-	-	(2), (5),(7)
		T_R		-	4	9	ms	
Response Time	2	T_F	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	-	5	10	ms	(3),(7)
response mine	•	TGtG (OD)	Viewing Normal Angle	-	3	5	ms	(0),(1)
Luminance of V	Luminance of White			255	300	345	cd/m ²	(4), (6) ,(7)
	Red	Rx			0.640		-	
		Ry			0.330		-	
Color	Green	Gx			0.300		-	
Chromaticity		Gy	CIE 1931	Тур –	0.600	Typ +	-	(1),(7)
Cilionaticity	Blue	Bx	OIL 1991	0.03	0.150	0.03	-	(1),(1)
		Ву			0.060		-	
	White	Wx			0.313		-	
		Wy			0.329			
Color (C.G.		96	100		%	
	Horizontal	θ_x +		80	89	-		
Viewing Angle		θх-	CR≥10	80	89	-	Deg.	(1),(5) , (7)
	Vertical	θy+	OI\≥10	80	89	-		
	vertical	θy-		80	89	-		
White Variation		δW_{5p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		1.11	1.25	-	(5),(6),
		δW _{13p}	θ _x =0°, θ _Y =0°		1.33	1.5	-	(7)
(Free eyes)	White	FS _W	θ _x =0°, θ _Y =0°			(0.03)	Nits/	(1),(5),
(Free sync)	Gray(50%)	FS _G	$\Theta_{x} = 0^{-}, \Theta_{Y} = 0^{-}$			(0.04)	Hz	(7).(8)
(G sync)		GS	θ _x =0°, θ _Y =0°			(≦ 30Hz: -43) (≧ 40Hz: -45)	dB	(1),(5) , (7).(9)

Version 3.0 05 May. 2025 19 / 46



Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (TR, TF):



Version 3.0 05 May. 2025 **20 / 46**



- -The TGtG is the response time means the transition time from "Gray N" to "Gray M" (N,M=0~255).
- TGIG_AVE is the total average of the TGIG data (Measured by INX GTG instrument)
- The gray (N,M) stands for the $(0,31,63,\sim255)$ as the following table.

Gray to	Grave		М _								
Gray to	Gray	0	31	63	95	127	159	191	223	255	
	0										
l	31										
l	63										
l	95										
l N	127										
	159										
l	191										
l	223										
	255										

Note (4) Definition of Average Luminance of White (LAVE):


Measure the luminance of White at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Version 3.0 05 May. 2025 **21 / 46**



Note (6) Definition of White Variation (δW):

$$\delta W_{5p}$$
 = Maximum [L (1) ~ L (5)] / Miniimum [L (1) ~ L (5)] δW_{13p} = Maximum [L (1) ~ L (13)] / Minimum [L (1) ~ L (13)]



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Note(8) Free Sync (FS):

FS= | L(165)-L(48) | / (F(165)-F(48))

L(x): Luminance of x Hz

F(x): x Hz frame rate

Note(9) G-sync describes the flicker under the 50% gray level at the lowest frame rate. The flicker defind by JEITA method.

Version 3.0 05 May. 2025 **22 / 46**



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330 Ω , 1sec/cycle Condition 1 : Contact Discharge, ± 8 KV Condition 2 : Air Discharge, ± 15 KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



N173HME-G31

Rev. C1

P/N SD11P88008

FRU 5D11P88009



XX X X X XX Y M D L N N N N

WXXX (1)

8SSD11XXXXXXC1NBYMDSSSS

- (a) Model Name: N173HME-G31
- (b) Revision: Rev. C1, for example: C1, C2 ...etc.
- (c) Serial ID: XXXXXXXYMDLNNNN

 Serial No.

 Product Line

 Year, Month, Date

 INNOLUX Internal Use

 Revision
- (d) Production Location: MADE IN XXXX.
- **INNOLUX Internal Use**
- (e) UL Logo: XXXX is UL factory ID.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.
- (e) UL Logo: XXXX is UL factory ID.

For barcode content

8S SD11P88008 C1NB YMDSSSS

- (a) 8S: Fixed characters.
- (b) SD11P88008: Customer part number SD11P88008, fixed characters.
- (c) C: Fixed characters
- (d) 1: Revision History, 1~9
- (e) NB: Fixed characters.
- (f) YMD: Production date: Year: 0~9, for 2020~2029

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Z, for 1st to 31st, exclude I, O, Q and U

(g) SSSS: Series number: exclude I, O, Q and U

Version 3.0 05 May. 2025 **24 / 46**



7.2 CARTON

(1)Box Dimensions : 540(L)*380(W)*315(H)

(2)20 Module/Carton




Figure. 7-1 Packing method

7.3 PALLET




Figure. 7-2 Packing method

Version 3.0 05 May. 2025 **25 / 46**



7.4 UN-PACKAGING METHOD




Figure. 7-3 Un-packing method

Version3.0 05 May. 2025 **26 / 46**



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions. Do not leave the module in high temperature, and high humidity for a long time. It is have to store the module with temperature from 5°C to 40°C and relative humidity from 35% to 70%.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This

Version 3.0 05 May. 2025 **27 / 46**



can prevent the CMOS LSI chips from damage during latch-up.

(3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)	Field Name and Comments	(hex)	(binary)
0		Header	00	00000000
1	01	Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
7	07	Header	00	00000000
8	80	EISA ID manufacturer name ("CMN")	0D	00001101
9	09	EISA ID manufacturer name	ΑE	10101110
10	ΑO	ID product code (LSB)	4C	01001100
11	0B	ID product code (MSB)	17	00010111
12	OC	Family ID code for Lenovo	00	00000000
13	0D	Family ID code for Lenovo	03	00000011
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	0F	00001111
17	11	Year of manufacture (fixed year code)	22	00100010
18	12	EDID structure version ("1")	01	0000001
19	13	EDID revision ("4")	04	00000100
20	14	Video Input Definition ("Digital Video Signal")	A5	10100101
21	15	Active area horizontal ("38.189cm")	26	00100110
22	16	Active area vertical ("21.481cm")	15	00010101
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Preferred Timing Mod, Continuous frequency")	03	00000011
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27	1B	Rx=0.64	A3	10100011
28	1C	Ry=0.33	54	01010100
29	1D	Gx=0.3	4C	01001100
30	1E	Gy=0.6	99	10011001
31	1F	Bx=0.15	26	00100110
32	20	By=0.06	0F	00001111
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000

Version 3.0 05 May. 2025 **28 / 46**



00	26	Standard timing ID # 1	01	0000001
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel CLK ("149.84"MHz, According to VESA CVT Rev1.4)	88	10001000
55	37	# 1 Pixel clock (hex LSB first)	3A	00111010
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank ("1920 : 160")	70	01110000
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("120")	78	01111000
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("8")	08	00001000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("63 :8")	F8	11111000
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync pulse width	0C	00001100
66	42	# 1 H image size ("381 mm")	7D	01111101
67	43	# 1 V image size ("214 mm")	D6	11010110
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	18	00011000
72	48	Detailed timing description # 2 Display Range Limits	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 Tag Number for Display Range Limits Descriptor	FD	11111101
76	4C	# 2 Display Range Limits Offset : FLAGs	00	00000000
77	4D	# 2 Minimum Vertical Rate ("48Hz")	30	00110000
78	4E	# 2 Maximum Vertical Rate ("165Hz")	A5	10100101
79	4F	# 2 Minimum Horizontal Rate ("194KHz")	C5	11000101
80	50	# 2 Maximum Horizontal Rate ("194KHz")	C5	11000101
81	51	# 3 Maximum Pixel Clock ("410MHz")	29	00101001
82	52	# 3 Video Timing Support Flags	01	00000001

Version3.0 05 May. 2025 **29 / 46**



00	F2	# 2 Line Feed indicates and of Display Dense Limits		00004040
83	53 54	# 3 Line Feed indicates end of Display Range Limits # 3 Padding with "Space" character	0A 20	00001010
84	55	# 3 Padding with "Space" character	20	00100000
85 86	56	# 4 Padding with "Space" character	20	00100000
87	57	# 4 Padding with "Space" character	20	00100000
88	58	# 4 Padding with "Space" character	20	00100000
89	59	# 4 Padding with "Space" character	20	00100000
90	5A	Detailed timing description # 3 Display Product Name	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 Tag Number for Display Product Name (ASCII string)	FC	11111100
94	5E	# 3 Flag	00	00000000
95	5F	# 3 Character of Display Product Name ("N")	4E	01001110
96	60	# 3 Character of Display Product Name ("1")	31	00110001
97	61	# 3 Character of Display Product Name ("7")	37	00110111
98	62	# 3 Character of Display Product Name ("3")	33	00110011
99	63	# 3 Character of Display Product Name ("H")	48	01001000
100	64	# 3 Character of Display Product Name ("M")	4D	01001101
101	65	# 3 Character of Display Product Name ("E")	45	01000101
102	66	# 3 Character of Display Product Name ("-")	2D	00101101
103	67	# 3 Character of Display Product Name ("G")	47	01000111
104	68	# 3 Character of Display Product Name ("3")	33	00110011
105	69	# 3 Character of Display Product Name ("1")	31	00110001
106	6A	# 3 Line Feed character indicates end of Display Product Name	0A	00001010
107	6B	# 3 Padding with "Space" character	20	00100000
108	6C	Detailed timing description # 4 Manufacturer Specified Data	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 Tag Number for Manufacturer Specified Data	0F	00001111
112	70	# 4 Flag	00	00000000
113	71	# 4 Manufacturer Specified Data reserved	00	00000000
114	72	# 4 Manufacturer Specified Data reserved	00	00000000
115	73	# 4 Manufacturer Specified Data reserved	00	00000000
116	74	# 4 Manufacturer Specified Data reserved	00	00000000
117	75	# 4 Manufacturer Specified Data reserved	00	00000000
118	76	# 4 Manufacturer Specified Data reserved	00	00000000
119	77	# 4 Manufacturer Specified Data reserved	00	00000000
120	78	# 4 Manufacturer Specified Data reserved	00	00000000
121	79	# 4 Manufacturer Specified Data reserved	00	00000000
122	7A	# 4 Manufacturer Specified Data reserved	00	00000000
123	7B	# 4 Manufacturer Specified Data reserved	00	00000000
124	7C	# 4 Manufacturer Specified Data reserved	00	00000000
125	7D	# 4 Manufacturer Specified Data reserved	00	00000000
126	7E	Extension flag	01	00000001
127	7F	Checksum	02	00000010
128	80	DisplayID EDID Extension Block Tag	70	01110000
129	81	DisplayID Version revision	20	00100000

Version 3.0 05 May. 2025 **30 / 46**



	00	# of Duton in Continu	70	04444004
130	82	# of Bytes in Section	79	01111001
131	83	Display Product Primary Use Case Extension Count RESERVED	02	00000010
132	84		00	00000000
133	85	Display Parameters Data Block	21	00100001
134	86	Block Revision and Other Data	00	00000000
135	87	Number of Payload Bytes in Block	1D	00011101
136	88	Horizontal Image Size	EB	11101011
137	89	Horizontal Image Size	0E	00001110
138	8A	Vertical Image Size	64	01100100
139	8B	Vertical Image Size	08	00001000
140	8C	Horizontal Pixel Count	80	10000000
141	8D	Horizontal Pixel Count	07	00000111
142	8E	Vertical Pixel Count	38	00111000
143	8F	Vertical Pixel Count	04	00000100
144	90	Feature Support Flags	88	10001000
145	91	Native Color Chromaticity (Primary Color 1 Chromaticity)	3D	00111101
146	92	Native Color Chromaticity (Primary Color 1 Chromaticity)	7A	01111010
147	93	Native Color Chromaticity (Primary Color 1 Chromaticity)	54	01010100
148	94	Native Color Chromaticity (Primary Color 2 Chromaticity)	CC	11001100
149	95	Native Color Chromaticity (Primary Color 2 Chromaticity)	94	10010100
150	96	Native Color Chromaticity (Primary Color 2 Chromaticity)	99	10011001
151	97	Native Color Chromaticity (Primary Color 3 Chromaticity)	66	01100110
152	98	Native Color Chromaticity (Primary Color 3 Chromaticity)	52	01010010
153	99	Native Color Chromaticity (Primary Color 3 Chromaticity)	0F	00001111
154	9A	Native Color Chromaticity (White Point Chromaticity)	02	00000010
155	9B	Native Color Chromaticity (White Point Chromaticity)	35	00110101
156	9C	Native Color Chromaticity (White Point Chromaticity)	54	01010100
157	9D	Native Maximum Luminance (Full Coverage)	В0	10110000
158	9E	Native Maximum Luminance (Full Coverage)	5C	01011100
159	9F	Native Maximum Luminance (10% Rectangular Coverage)	В0	10110000
160	A0	Native Maximum Luminance (10% Rectangular Coverage)	5C	01011100
161	A1	Native Minimum Luminance	00	00000000
162	A2	Native Minimum Luminance	42	01000010
163	А3	Native Color Depth and Display Device Technology	12	00010010
164	A4	Native Gamma EOTF	FF	11111111
165	A5	Detailed Timing Data Block	22	00100010
166	A6	Block Revision and Other Data	00	00000000
167	A7	Number of Payload Bytes in Block	14	00010100
168	A8	Pixel CLK/1000 (in kHz) [Low Bit]	C5	11000101
169	A9	Pixel CLK/1000 (in kHz) [Middle Bit]	48	01001000
170	AA	Pixel Clk/1000 (in kHz) [High Bit]	06	00000110
171	AB	Tming option [prefered 'detailed' timing, No streo, 16:9']	84	10000100
172	AC	Horizontal Active [low bit]	7F	01111111
173	AD	Horizontal Active [high bit]	07	00000111
174	AE	Horizontal blank [low bit]	9F	10011111
175	AF	Horizontal blank [high bit]	00	00000000
176	B0	Horizontal offset (front porch) [Low Bit]	07	00000111
170		17 t		

Version3.0 05 May. 2025 **31 / 46**



178 B2 Horizontal Sync width [Low Bit]	177	B1	Horizontal offset (front porch) [high bit] / Horizontal sync polarity =	00	00000000
179			Positive		
180					
181 B5 Vertical Active [high bit]					
182 B6 Vertical Blank [Low Bit] 77 01110111 183 B7 Vertical Blank [High Bit] 00 00000000 00000000 184 B8 Vertical Offset (front porch) [Low Bit] 3E 00111110 185 B9 Vertical offset (front porch) [high bit] / Vertical sync polarity = Negative 00 00000000 186 BA Vertical Sync width [low bit] 07 00000111 187 BB Vertical Sync width [high bit] 07 00000111 188 BC as per DID 2.1 standard 2B 00101011 189 BD Block Revision 0 00 00000000 190 BE Number or Payload bytes 0C 00001101 192 C0 Flicker performance is met in any duration increase within the Viblankstrech range Viblankstrech range Viblankstrech range Viblankstrech range Viblankstrech range 00 000000000 193 C1 Minimum Operating FPS for this Refresh Rate[Hz] 3C 0011110 194 C2 Maximum Refresh Rate, 8 LSB's [Hz] A4 10100100 196 Viblankstrech range 00 000000000 197 C3 Adaptive sync Operation and Range Information 27 00100111 198 C3 Maximum Refresh Rate, 2 LSB's [Hz] A4 10100100 196 Viblankstrech range 00 000000000 196 Viblankstrech range 00 000000000 197 C3 Adaptive sync Operation and Range Information 27 00100111 198 C6 Flicker performance is met in any duration increase within the 00 000000000 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 30 00110000 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 30 00110000 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 30 00110000 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 30 00110000 190 1					
183 B7 Vertical Blank [High Bit]					
184					
185 B9 Vertical offset (front porch) [high bit] / Vertical sync polarity = Negative 00 00000000 186 BA Vertical Sync width [low bit] 07 00000111 07 00000111 07 00000111 07 00000111 07 00000111 07 00000111 000 00000000 000 00000000			. • .		
186 BA Vertical Sync width [low bit]					
187 BB Vertical Sync width [high bit]			(
188	_				
BD Block Revision 0 00 00000000 190 BE Number or Payload bytes 0C 00001100 191 BF Adaptive sync Operation and Range Information 27 00100111 192 CO Flicker performance is met in any duration increase within the 00 00000000 193 C1 Minimum Operating FPS for this Refresh Rate[Hz] 3C 00111100 194 C2 Maximum Refresh Rate,8 LSB's [Hz] A4 10100100 195 C3 Maximum Refresh Rate,2 LSB's [Hz] 00 00000000 196 C4 Flicker performance is met in any duration increase within the Volankstrech range 197 C5 Adaptive sync Operation and Range Information 27 00100111 198 C6 Flicker performance is met in any duration increase within the Volankstrech range 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 30 00110000 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 3B 00111011 201 C9 Maximum Refresh Rate,2 LSB's [Hz] 3B 00111011 201 C9 Maximum Refresh Rate,2 LSB's [Hz] 00 00000000 Volankstrech range 00000000 Volankstrech range 000000000 000000000 00000000 000000			,		
190 BE Number or Payload bytes 0C 00001100 191 BF Adaptive sync Operation and Range Information 27 00100111 192 C0 Flicker performance is met in any duration increase within the Volankstrech range 193 C1 Minimum Operating FPS for this Refresh Rate[Hz] 3C 00111100 194 C2 Maximum Refresh Rate, 8 LSB's [Hz] A4 10100100 195 C3 Maximum Refresh Rate, 2 LSB's [Hz] A4 10100100 196 C4 Flicker performance is met in any duration increase within the Volankstrech range 197 C5 Adaptive sync Operation and Range Information 27 00100111 198 C6 Adaptive sync Operation and Range Information 27 00100111 198 C6 Flicker performance is met in any duration increase within the Volankstrech range 00 00000000 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 30 00110000 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 30 00110000 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 38 00111011 201 C9 Maximum Refresh Rate, 2 LSB's [Hz] 38 00111011 201 C9 Maximum Refresh Rate, 2 LSB's [Hz] 30 00000000 00000000 00000000 000000			·		
191 BF Adaptive sync Operation and Range Information 27 00100111 192 C0 Flicker performance is met in any duration increase within the Volankstrech range 193 C1 Minimum Operating FPS for this Refresh Rate[Hz] 3C 00111100 194 C2 Maximum Refresh Rate, 8 LSB's [Hz] A4 10100100 195 C3 Maximum Refresh Rate, 2 LSB's [Hz] 00 00000000 C4 Flicker performance is met in any duration increase within the Volankstrech range 197 C5 Adaptive sync Operation and Range Information 27 00100111 198 C6 Flicker performance is met in any duration increase within the Volankstrech range 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 30 00110000 199 C7 Minimum Operating FPS for this Refresh Rate[Hz] 38 00111011 201 C9 Maximum Refresh Rate, 8 LSB's [Hz] 38 00111011 201 C9 Maximum Refresh Rate, 2 LSB's [Hz] 00 00000000 202 CA Flicker performance is met in any duration increase within the Volankstrech range CA Flicker performance is met in any duration increase within the Volankstrech range CA Flicker performance is met in any duration increase within the Volankstrech range CA Flicker performance is met in any duration increase within the Volankstrech range CA Flicker performance is met in any duration increase within the Volankstrech range CA Flicker performance is met in any duration increase within the Volankstrech range CA Flicker performance is met in any duration increase within the Volankstrech range CA Flicker performance is met in any duration increase within the Volankstrech range CA Flicker performance is met in any duration increase within the Volankstrech range CA Flicker performance CA F					
192			•		
193					
194	192	C0		00	00000000
195	193	C1	Minimum Operating FPS for this Refresh Rate[Hz]	3C	00111100
196	194	C2	Maximum Refresh Rate,8 LSB's [Hz]	A4	10100100
196	195	C3	Maximum Refresh Rate,2 LSB's [Hz]	00	00000000
197		C4		00	00000000
198		0.5	ŭ .		22122111
199	197	C5	, , ,	27	00100111
200 C8 Maximum Refresh Rate,8 LSB's [Hz] 3B 00111011 201 C9 Maximum Refresh Rate,2 LSB's [Hz] 00 00000000 202 CA Flicker performance is met in any duration increase within the Volankstrech range 00 00000000 203 CB Brightness Luminance Range Data Block 2E 00101110 204 CC Block Revision and Other Data 00 00000000 205 CD Number of Payload Bytes in Block 06 0000110 206 CE Min SDR Luminance (Full Coverage) 00 00000000 207 CF Min SDR Luminance (Full Coverage) 42 01000010 208 D0 Max Suggested SDR Luminance (Full Coverage) B0 10111000 209 D1 Max Boost SDR Luminance B0 10110000 210 D2 Max Boost SDR Luminance B0 10111000 211 D3 Max Boost SDR Luminance 5C 01011110 212 D4 Data Block Identification [DID Data block tag:81h] 81 </td <td>198</td> <td>C6</td> <td>ı · · · · · · · · · · · · · · · · · · ·</td> <td>00</td> <td>00000000</td>	198	C6	ı · · · · · · · · · · · · · · · · · · ·	00	00000000
C9	199	C7	Minimum Operating FPS for this Refresh Rate[Hz]	30	00110000
CA	200	C8	Maximum Refresh Rate,8 LSB's [Hz]	3B	00111011
202 Vblankstrech range 203 CB Brightness Luminance Range Data Block 2E 00101110 204 CC Block Revision and Other Data 00 00000000 205 CD Number of Payload Bytes in Block 06 00000110 206 CE Min SDR Luminance (Full Coverage) 00 00000000 207 CF Min SDR Luminance (Full Coverage) 42 01000010 208 D0 Max Suggested SDR Luminance (Full Coverage) B0 10110000 209 D1 Max Suggested SDR Luminance (Full Coverage) 5C 01011100 210 D2 Max Boost SDR Luminance B0 10110000 211 D3 Max Boost SDR Luminance 5C 01011100 212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block(03h) +Length of follow	201	C9	Maximum Refresh Rate,2 LSB's [Hz]	00	00000000
203 CB Brightness Luminance Range Data Block 2E 00101110 204 CC Block Revision and Other Data 00 00000000 205 CD Number of Payload Bytes in Block 06 00000110 206 CE Min SDR Luminance (Full Coverage) 00 00000000 207 CF Min SDR Luminance (Full Coverage) 42 01000010 208 D0 Max Suggested SDR Luminance (Full Coverage) B0 10110000 209 D1 Max Suggested SDR Luminance (Full Coverage) 5C 01011100 210 D2 Max Boost SDR Luminance B0 10110000 211 D3 Max Boost SDR Luminance 5C 01011100 212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block(03h) +Length of following Data Block (in bytes) 74 0	202	CA		00	00000000
205 CD Number of Payload Bytes in Block 06 00000110 206 CE Min SDR Luminance (Full Coverage) 00 00000000 207 CF Min SDR Luminance (Full Coverage) 42 01000010 208 D0 Max Suggested SDR Luminance (Full Coverage) B0 10110000 209 D1 Max Suggested SDR Luminance (Full Coverage) 5C 01011100 210 D2 Max Boost SDR Luminance B0 10110000 211 D3 Max Boost SDR Luminance 5C 01011100 212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = Vendor Specific Data Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 0001101 217 D9 AMD IEEE OUI Value 00	203	СВ		2E	00101110
206 CE Min SDR Luminance (Full Coverage) 00 00000000 207 CF Min SDR Luminance (Full Coverage) 42 01000010 208 D0 Max Suggested SDR Luminance (Full Coverage) B0 10110000 209 D1 Max Suggested SDR Luminance (Full Coverage) 5C 01011100 210 D2 Max Boost SDR Luminance B0 10110000 211 D3 Max Boost SDR Luminance 5C 01011100 212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = 215 D7 Vendor Specific Data Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 000000000	204	CC	Block Revision and Other Data	00	00000000
207 CF Min SDR Luminance (Full Coverage) 42 01000010 208 D0 Max Suggested SDR Luminance (Full Coverage) B0 10110000 209 D1 Max Suggested SDR Luminance (Full Coverage) 5C 01011100 210 D2 Max Boost SDR Luminance B0 10110000 211 D3 Max Boost SDR Luminance 5C 01011100 212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = CTA Block1 Tag Code and Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 000000000	205	CD	Number of Payload Bytes in Block	06	00000110
208 D0 Max Suggested SDR Luminance (Full Coverage) B0 10110000 209 D1 Max Suggested SDR Luminance (Full Coverage) 5C 01011100 210 D2 Max Boost SDR Luminance B0 10110000 211 D3 Max Boost SDR Luminance 5C 01011100 212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = CTA Block1 Tag Code and Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 00000000	206	CE	Min SDR Luminance (Full Coverage)	00	00000000
209 D1 Max Suggested SDR Luminance (Full Coverage) 5C 01011100 210 D2 Max Boost SDR Luminance B0 10110000 211 D3 Max Boost SDR Luminance 5C 01011100 212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = 215 D7 Vendor Specific Data Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 00000000	207	CF	Min SDR Luminance (Full Coverage)	42	01000010
210 D2 Max Boost SDR Luminance B0 10110000 211 D3 Max Boost SDR Luminance 5C 01011100 212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = Vendor Specific Data Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 000000000	208	D0	Max Suggested SDR Luminance (Full Coverage)	B0	10110000
211 D3 Max Boost SDR Luminance 5C 01011100 212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = 215 D7 Vendor Specific Data Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 00000000	209	D1	Max Suggested SDR Luminance (Full Coverage)	5C	01011100
212 D4 Data Block Identification [DID Data block tag:81h] 81 10000001 213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = Vendor Specific Data Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 00000000	210	D2	Max Boost SDR Luminance	B0	10110000
213 D5 Block Revision and Other Data 00 00000000 214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = Vendor Specific Data Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 00000000	211	D3	Max Boost SDR Luminance	5C	01011100
214 D6 Number of Payload Bytes in Block 15 00010101 CTA Block1 Tag Code and Block1 Length = Vendor Specific Data Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 00000000	212	D4	Data Block Identification [DID Data block tag:81h]	81	10000001
CTA Block1 Tag Code and Block1 Length = Vendor Specific Data Block(03h) +Length of following Data Block (in 74 01110100 bytes) 216	213	D5	Block Revision and Other Data	00	00000000
215 D7 Vendor Specific Data Block(03h) +Length of following Data Block (in bytes) 74 01110100 216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 00000000	214	D6	Number of Payload Bytes in Block	15	00010101
216 D8 AMD IEEE OUI Value 1A 00011010 217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 00000000	215	D7	Vendor Specific Data Block(03h) +Length of following Data Block (in	74	01110100
217 D9 AMD IEEE OUI Value 00 00000000 218 DA AMD IEEE OUI Value 00 00000000	216	D8		1A	00011010
218 DA AMD IEEE OUI Value 00 00000000		D9	AMD IEEE OUI Value	00	00000000
		DA	AMD IEEE OUI Value	00	00000000
	219	DB	VSDB Version	03	00000011

Version3.0 05 May. 2025 **32 / 46**




221 DD Min refresh Rate [Hz] 30 00110000 222 DE Max refresh Rate [Hz] A5 10100101 223 DF Free sync MCCS VCP Code 00 00000000 224 EO Supported WCG and HDR feature 00 00000000 225 E1 Max Luminance 1 00 00000000 226 E2 Min Luminance 2 00 00000000 227 E3 Max Luminance 2 00 00000000 228 E4 Min Luminance 2 00 00000000 229 E5 Max refresh Rate [Hz]:Bits 7:0 A5 10100101 230 E6 Max refresh Rate [Hz]:Bits 9:8 00 00000000 231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 7:0 0 00000000 231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 235 EB	220	DC	Free sync · AMD Freesync Replay Capability	51	01010001
223 DF Free sync MCCS VCP Code 00 00000000 224 E0 Supported WCG and HDR feature 00 00000000 225 E1 Max Luminance 1 00 00000000 226 E2 Min Luminance 1 00 00000000 227 E3 Max Luminance 2 00 00000000 228 E4 Min Luminance 2 00 00000000 229 E5 Max refresh Rate [Hz]:Bits 7:0 A5 10100101 230 E6 Max immer Fast Transport Input Pixel Rate [kHz] - bit 7:0 00 00000000 231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 15:8 00 00000000 233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 234 EA Additional Sink Information offset 00 00000000 235 EB eDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 239	221	DD	Min refresh Rate [Hz]	30	00110000
224 E0 Supported WCG and HDR feature 00 00000000 225 E1 Max Luminance 1 00 00000000 226 E2 Min Luminance 1 00 00000000 227 E3 Max Luminance 2 00 00000000 228 E4 Min Luminance 2 00 00000000 229 E5 Max refresh Rate [Hz]:Bist 5:0 A5 10100101 230 E6 Max refresh Rate [Hz]:Bist 9:8 00 00000000 231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 7:0 00 00000000 231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 234 EA Additional Sink Information offset 00 00000000 235 EB eDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 239	222	DE	Max refresh Rate [Hz]	A5	10100101
225 E1 Max Luminance 1 00 00000000 226 E2 Min Luminance 1 00 00000000 227 E3 Max Luminance 2 00 00000000 228 E4 Min Luminance 2 00 00000000 229 E5 Max refresh Rate [Hz]:Bist 9:8 00 00000000 230 E6 Max refresh Rate [Hz]:Bist 9:8 00 00000000 231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 7:0 00 00000000 232 E8 Maximum Fast Transport Input Pixel Rate [kHz] - bit 15:8 00 00000000 233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 234 EA Additional Sink Information offset 00 00000000 235 EB EDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 239 EF	223	DF	Free sync MCCS VCP Code	00	00000000
226 E2 Min Luminance 1 00 00000000 227 E3 Max Luminance 2 00 00000000 228 E4 Min Luminance 2 00 00000000 229 E5 Max refresh Rate [Hz]:Bits 7:0 A5 10100101 230 E6 Max refresh Rate [Hz]:Bits 9:8 00 00000000 231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 7:0 00 00000000 232 E8 Maximum Fast Transport Input Pixel Rate [kHz] - bit 15:8 00 00000000 233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 234 EA Additional Sink Information offset 00 00000000 235 EB EDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 240 F0 <	224	E0	Supported WCG and HDR feature	00	00000000
227 E3 Max Luminance 2 00 00000000 228 E4 Min Luminance 2 00 00000000 229 E5 Max refresh Rate [Hz]:Bist 7:0 A5 10100101 230 E6 Max refresh Rate [Hz]:Bist 9:8 00 00000000 231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 7:0 00 00000000 232 E8 Maximum Fast Transport Input Pixel Rate [kHz] - bit 15:8 00 00000000 233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 234 EA Additional Sink Information offset 00 00000000 235 EB eDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 240 F0 Reserved 00 00000000 241 F1 Rese	225	E1	Max Luminance 1	00	00000000
228	226	E2	Min Luminance 1	00	00000000
E5	227	E3	Max Luminance 2	00	00000000
230 E6 Max refresh Rate [Hz]:Bist 9:8 00 00000000 231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 7:0 00 00000000 232 E8 Maximum Fast Transport Input Pixel Rate [kHz] - bit 15:8 00 00000000 233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 234 EA Additional Sink Information offset 00 00000000 235 EB eDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 240 F0 Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved <	228	E4	Min Luminance 2	00	00000000
231 E7 Maximum Fast Transport Input Pixel Rate [kHz] - bit 7:0 00 00000000 232 E8 Maximum Fast Transport Input Pixel Rate [kHz] - bit 15:8 00 00000000 233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 234 EA Additional Sink Information offset 00 00000000 235 EB eDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 239 EF Reserved 00 00000000 240 F0 Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000	229	E5	Max refresh Rate [Hz]:Bits 7:0	A5	10100101
232 E8 Maximum Fast Transport Input Pixel Rate [kHz] - bit 15:8 00 00000000 233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 234 EA Additional Sink Information offset 00 00000000 235 EB eDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 239 EF Reserved 00 00000000 240 F0 Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 248 <	230	E6	Max refresh Rate [Hz]:Bist 9:8	00	00000000
233 E9 Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16 00 00000000 234 EA Additional Sink Information offset 00 00000000 235 EB eDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 239 EF Reserved 00 00000000 240 F0 Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 248 F8 Reserved <td< td=""><td>231</td><td>E7</td><td>Maximum Fast Transport Input Pixel Rate [kHz] - bit 7:0</td><td>00</td><td>00000000</td></td<>	231	E7	Maximum Fast Transport Input Pixel Rate [kHz] - bit 7:0	00	00000000
234 EA Additional Sink Information offset 00 00000000 235 EB eDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 239 EF Reserved 00 00000000 240 FO Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000	232	E8	Maximum Fast Transport Input Pixel Rate [kHz] - bit 15:8	00	00000000
235 EB eDP Display Features Handshake DPCD Offset 00 00000000 236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 239 EF Reserved 00 00000000 240 FO Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 250 FA Reserved 00 00000000 251	233	E9	Maximum Fast Transport Input Pixel Rate [kHz] - bit 23:16	00	00000000
236 EC Reserved 00 00000000 237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 239 EF Reserved 00 00000000 240 FO Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 253 FD Re	234	EA	Additional Sink Information offset	00	00000000
237 ED Reserved 00 00000000 238 EE Reserved 00 00000000 239 EF Reserved 00 00000000 240 F0 Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Re	235	EB	eDP Display Features Handshake DPCD Offset	00	00000000
238 EE Reserved 00 00000000 239 EF Reserved 00 00000000 240 F0 Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 249 F9 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Re	236	EC	Reserved	00	00000000
239 EF Reserved 00 00000000 240 F0 Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 249 F9 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 000000000 254 FE S	237	ED	Reserved	00	00000000
240 F0 Reserved 00 00000000 241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 249 F9 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 00011001	238	EE	Reserved	00	00000000
241 F1 Reserved 00 00000000 242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 249 F9 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	239	EF	Reserved	00	00000000
242 F2 Reserved 00 00000000 243 F3 Reserved 00 00000000 244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 249 F9 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	240	F0	Reserved	00	00000000
243 F3 Reserved 00 00000000 244 F4 Reserved 00 0000000 245 F5 Reserved 00 0000000 246 F6 Reserved 00 0000000 247 F7 Reserved 00 0000000 248 F8 Reserved 00 0000000 249 F9 Reserved 00 0000000 250 FA Reserved 00 0000000 251 FB Reserved 00 0000000 252 FC Reserved 00 0000000 253 FD Reserved 00 0000000 254 FE Section Checksum 57 00011001	241	F1	Reserved	00	00000000
244 F4 Reserved 00 00000000 245 F5 Reserved 00 00000000 246 F6 Reserved 00 0000000 247 F7 Reserved 00 0000000 248 F8 Reserved 00 0000000 249 F9 Reserved 00 0000000 250 FA Reserved 00 0000000 251 FB Reserved 00 0000000 252 FC Reserved 00 0000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	242	F2	Reserved	00	00000000
245 F5 Reserved 00 00000000 246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 249 F9 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	243	F3	Reserved	00	00000000
246 F6 Reserved 00 00000000 247 F7 Reserved 00 00000000 248 F8 Reserved 00 0000000 249 F9 Reserved 00 0000000 250 FA Reserved 00 0000000 251 FB Reserved 00 0000000 252 FC Reserved 00 0000000 253 FD Reserved 00 0000000 254 FE Section Checksum 57 00011001	244	F4	Reserved	00	00000000
247 F7 Reserved 00 00000000 248 F8 Reserved 00 00000000 249 F9 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	245	F5	Reserved	00	00000000
248 F8 Reserved 00 00000000 249 F9 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	246	F6	Reserved	00	00000000
249 F9 Reserved 00 00000000 250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	247	F7	Reserved	00	00000000
250 FA Reserved 00 00000000 251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	248	F8	Reserved	00	00000000
251 FB Reserved 00 00000000 252 FC Reserved 00 00000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	249	F9	Reserved	00	00000000
252 FC Reserved 00 00000000 253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	250	FA	Reserved	00	00000000
253 FD Reserved 00 00000000 254 FE Section Checksum 57 00011001	251		Reserved	00	
254 FE Section Checksum 57 00011001	252	FC	Reserved	00	00000000
201	253	FD	Reserved	00	00000000
255 FF EDID Extension Section Block Checksum 90 10010000	254	FE	Section Checksum	57	00011001
	255	FF	EDID Extension Section Block Checksum	90	10010000

Version3.0 05 May. 2025 **33 / 46**



Appendix. OUTLINE DRAWING



NOTES:

1. NO FORCE TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT,

1. NO OVERLAPPING IS SUGESTED AT CABLES, ANTENNAS, CAMERA, MLAN, WAN OR

FORCH TO FROM THE CONTROL OF THE CONTROL AND VELOCATIONS.

2. LVIS/SEPD CONTROL OR IS MEASURED AT PINH AND ITS MATING LINE.

3. MODULE FLATNESS SPEC (0.5 mm) MAX.

4. (7) "MARRS THE REFERENCE DUMENSION.


5.LCD HIGHEST PORTION MUST BE TOP POLARIZER AND OTHER LCM MATERIALS MUST BE LOWER THAN TOP POLARIZER.


THE SOP SHOULD REFER TO TOMOSEOFEZ* IN NOX.


6.MEASUREMENT OF THICKNESS MUST BE MEASURED BY CALIPER OR MICROMETER.

Version 3.0 05 May. 2025 **34 / 46**









Version 3.0 05 May. 2025 **35 / 46**




Note. Dimensions measuring instruments as below,

1. Length/ Width/Thickness: Caliper


2. Height : Height gauge3. Flatness : Feeler gauge

Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 3.0 05 May. 2025 **36 / 46**






Version 3.0 05 May. 2025 **37 / 46**






Version 3.0 05 May. 2025 **38 / 46**






Version 3.0 05 May. 2025 **39 / 46**






Version3.0 05 May. 2025 40 / 46






Version 3.0 05 May. 2025 41 / 46





Version 3.0 05 May. 2025 42 / 46






Appendix. LCD MODULE HANDLING MANUAL

Purpose	 This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. This manual provides guide in unpacking and handling steps. Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss.
1.	Unpacking

Version3.0 05 May. 2025 43 / 46





Version3.0 05 May. 2025 44 / 46



3. Do and Don't

Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

Lifting with one hand.



Handle at PCBA side.



Don't:

- Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



Version3.0 05 May. 2025 45 / 46




Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet



Don't:

Hold at panel corner.



Don't:

- Twist panel.



Version3.0 05 May. 2025 46 / 46